

Notice of References Cited

Application/Control No.

09/731,617

Applicant(s)/Patent Under
Reexamination
KAHLE ET AL.

Examiner

Amol V. Gole

Art Unit

2183

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,933,628 A	08-1999	Chang, Po-Hua	712/233
	B	US-6,334,184 B1	12-2001	Dhong et al.	712/235
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	EP000805390A1	05-1997	EP	Soumya et al.	G06F 9/38
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"Compiler-Driven Hybrid Dynamic Branch Predictor", IBM Technical Disclosure Bulletin, Vol.No. 36, I.No. 2, pp. 127-130, Feb. 1993
	V	A. Unger et al., "A Combined Compiler and Architecture Technique to Control Multithreaded Execution of Branches and Loop Iterations", SIGARCH Comput. Archit. News, vol. 28, no.1, March 2000, pp. 53-61
	W	S. Mahlke and B. Natarajan, "Compiler synthesized dynamic branch prediction," in Proceedings of the 29th Annual ACM/IEEE International Symposium and Workshop on Microarchitecture, pp. 153--164, December 1996.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.